HP 13255

HIGH-SPEED PARALLEL PORT MODULE

Manual Part No. 13255-91146

PRINTED

AUG-01-76

DATA TERMINAL TECHNICAL INFORMATION





1.0 INTRODUCTION.

The High-Speed Parallel Port Module provides byte-parallel data transfer directly into the terminal RAM from a host computer without intervention by the terminal processor. Transfer from the keyboard to the computer is under terminal processor control. Provision is made for a self-test of the functional hardware on this PCA.

2.0 OPERATING PARAMETERS.

A summary of operating parameters for the High-Speed Parallel Port Module is contained in tables 1.0 through 6.3.

Table 1.0 Physical Parameters

| Part Number | | Size (L x W x D) +/-0.100 Inches | |
|----------------|---|-------------------------------------|--------------|
| | ======================================= | | = ======== |
| | | | 1 |
| 02640-60146 | High-Speed Parallel Port PCA | 12.9 x 4.0 x 0.5 | 0.42 |
| | | | l I |
| ļ | i | | i |
| | | | 1 |
| | | | i |
| 1 | ! | | ! |
| | | | |
| | i | | į |
| 1 | 1 | | 1 |
| | | | |
| | Number of Dackslane Slote Dec | nirod. 1 | |
| | Number of Backplane Slots Req | dired: 1 | |

HP 13255

HIGH-SPEED PARALLEL PORT MODULE

Manual Part No. 13255-91146

PRINTED

AUG-01-76

NOTICE

The information contained in this document is subject to change without notice.

HEWLETT-PACKARD MAKES NO WARRANTY OF ANY KIND WITH REGARD TO THIS MATERIAL, INCLUDING, BUT NOT LIMITED TO THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE. Hewlett-Packard shall not be liable for errors contained herein or for incidental or consequential damages in connection with the furnishing, performance, or use of this material.

This document contains proprietary information which is protected by copyright. All rights are reserved. No part of this document may be photocopied or reproduced without the prior written consent of Hewlett-Packard Company.

Copyright c 1976 by HEWLETT-PACKARD COMPANY

NOTE: This document is part of the 264XX DATA TERMINAL product series Technical Information Package (HP 13255).

1.0 INTRODUCTION.

The High-Speed Parallel Port Module provides byte-parallel data transfer directly into the terminal RAM from a host computer without intervention by the terminal processor. Transfer from the keyboard to the computer is under terminal processor control. Provision is made for a self-test of the functional hardware on this PCA.

2.0 OPERATING PARAMETERS.

A summary of operating parameters for the High-Speed Parallel Port Module is contained in tables 1.0 through 6.3.

Table 1.0 Physical Parameters

| Part Number | Nomenclature | Size (L x W x D) +/-0.100 Inches | |
|------------------------|-------------------------------|-------------------------------------|------|
| | | | |
|)2640 - 60146 (| High-Speed Parallel Port PCA | 12.9 x 4.0 x 0.5 | 0.42 |
| | | | |
| | | | |
| | | | |
| ! | | | 1 1 |
| (| | | 1 1 |
|] = 2 | Aumhon of Dagkalana Clota Dog | | |
| | Number of Backplane Slots Req | quirea: 1 | • |

Table 2.0 Reliability and Environmental Information

| i i Environmental: | () НР | Class B | () Other: | |
|---|---------------|-------------|--------------------|-------|
| Restrictions: | Type tested a | t product 1 | level | |
| -=================================== | Failure Rate: | 1.310 (g | percent per 1000 h | ours) |

Table 3.0 Power Supply and Clock Requirements - Measured (At +/-5% Unless Otherwise Specified)

| +5 Volt Supply | +12 Volt Supply | -12 Volt Supply | -42 Volt Supply |
|----------------|------------------|--|-----------------|
| @ 680 mA | e mA | Am 9 | e mA |
| | NOT APPLICABLE | NOT APPLICABLE =================================== | NOT APPLICABLE |
| 1 115 vo | lts ac | 220 vol | ts ac |
| e | A | | A |
| NOT APPI | LICABLE | NOT APPL | ICABLE |
| | Clock Frequency: | 4.915 MHz | |
| | | | |

Table 4.0 Jumper Definitions

| | | ====================================== |
|--|--|--|
| PCA Designation | In | Out |
| ====================================== | ===================================== | |
| PG0 | Add 256 to initial store address of module | Add 0 to initial store address of module |
| PG1 | Add 512 to initial store address of module | Add 0 to initial store address of module |
| PG2 | Add 1K to initial store address of module | Add 0 to initial store in address of module |
| PG3 | Add 2K to initial store address of module | Add 0 to initial store address of module |
| PG4 | Add 4K to initial store address of module | Add 0 to initial store address of module |
| PG5 | Add 8K to initial store address of module | Add 0 to initial store address of module |
| PG6 | Add 16K to initial store address of module | Add 0 to initial store address of module |
| PG7 | Add 32K to initial store address of module | Add 0 to initial store in address of module |
| ' | (All in is initial store address of 255) | (All out is initial store address of 65K) |
| 1 | | |
| MSBI | Do not invert ADDR14,15 | Invert ADDR14,15 |
| INT | EOP interrupt on ATN line | ATN line not used |
| INT2 | EOP interrupt on ATN2 line | ATN2 line not used |
| PLO-PL6 | Respond to poll by pulling | Do not respond to poll |
| ! ! | BUSn low corresponding to PLn | on BuSn |
| | Do not recognize home-up or backspace codes | Act upon home-up or back- space codes |
| CRLF | Do not recognize carriage return or line feed codes | Ignore carriage return, change line feed to EOL code |

5.0 Connector Information

| * | 5.0 CO | onnector Information |
|-------------|--------------|---|
| Connector | Signal I | Signal |
| | - | Description |
| and Pin No. | Name (| Description |
| P1, Pin 1 | +5V | +5 Volt Power Supply |
| -2 | GND | Ground Common Return (Power and Signal) |
| -3 | SYS CLK | 4.915 MHz System Clock |
| -4 | -12V | -12 Volt Power Supply |
| -5 | ADDRO | Negative True, Address Bit 0 |
| -6 | ADDR1 | Negative True, Address Bit 1 |
| -7 | ADDR2 | Negative True, Address Bit 2 |
| -8 | ADDR3 | Negative True, Address Bit 3 |
| -9 | ADDR4 | Negative True, Address Bit 4 |
| -10 | ADDR5 | Negative True, Address Bit 5 |
| -11 | ADDR6 | Negative True, Address Bit 6 |
| -12 | ADDR7 | Negative True, Address Bit 7 |
| +13 | ADDR8 | Negative True, Address Bit 8 |
| -14 | ADDR9 | Negative True, Address Bit 9 |
| -15 | ADDR10 | Negative True, Address Bit 10 |
| -16 | ADDR11 | Negative True, Address Bit 11 |
| -17 | ADDR12 | Negative True, Address Bit 12 |
| -18 | ADDR13 | Negative True, Address Bit 13 |
| 1 -19 | ADDR14 | Negative True, Address Bit 14 |
| 1 -20 (| ADDR15 | Negative True, Address Bit 15 |
| -21 | 170 | Negative True, Input Output/Memory |
| -22 (| GND | Ground Common Return (Power and Signal) |

Table 5.0 Connector Information (Cont'd.)

| ======================================= | | |
|---|---------------------------------------|--|
| Connector | i Signal | Signal |
| and Pin No. | Name | Description I |
| | ===================================== | |
| P1, Pin A | GND | Ground Common Return (Power and Signal) |
| -В | POLL | Negative True, Polled Interrupt Identification Request |
| -c | +12V | +12 Volt Power Supply |
| -D | PWR ON | System Power On |
| -Е | BUSO | Negative True, Data Bus Bit 0 |
| -F | BUS1 | Negative True, Data Bus Bit 1 |
| -н | BUS2 | Negative True, Data Bus Bit 2 |
| - J | BUS3 | Negative True, Data Bus Bit 3 |
| -к | BUS4 | Negative True, Data Bus Bit 4 |
| -L | BUS5 | Negative True, Data Bus Bit 5 |
| -M | BUS6 | Negative True, Data Bus Bit 6 |
| -N | BUS7 | Negative True, Data Bus Bit 7 |
| -P | WRITE | Negative True, Write/Read Type Cycle |
| -R | ATN2 | Negative True, CTU and Polled Interrupt Request |
| -s | WAIT | Negative True, Wait Control Line |
| -T | PRIOR IN | Bus Controller Priority In |
| - U | PRIOR OUT | Bus Controller Priority Out |
| -v | PROC ACTIVE | Negative True, Processor Active (Controlling Bus) |
| -W | BUSY | Negative True, Bus Currently Busy (Not Available) |
| -x | RUN | Allow Processor to Access Bus |
| -ч | REQ | Negative True, Request (Bus Data Currently Valid) |
| -Z (| <u> </u> | Negative True, Data Comm Interrupt Request |

Table 5.1 Connector Information

| ======================================= | | |
|---|------------------|-------------------------------|
| Connector | Signal Name | Signal Description |
| P2, Pin 1 | GND | Ground |
| - 2 | GND | Ground |
| - 3 | GND | Ground |
| - 4 | GND | Ground |
| - 5 | GND | Ground |
| - 6 | GND | Ground |
| - 7 | GND | Ground |
| - 8 | DOUTO | Negative True, Data Out Bit 0 |
| - 9 | DOUT1 | Negative True, Data Out Bit 1 |
| -10 | DOUT2 | Negative True, Data Out Bit 2 |
| -11 | DOUT3 | Negative True, Data Out Bit 3 |
| -12 | DOUT4 | Negative True, Data Out Bit 4 |
| -13 | DOUTS | Negative True, Data Out Bit 5 |
| -14 | DOUT6 | Negative True, Data Out Bit 6 |
| -15 | DOUT7 | Negative True, Data Out Bit 7 |

Table 5.1 Connector Information (Cont'd.)

| | Table 5.1 Co | onnector information (Cont.d.) |
|-------------|---------------|-------------------------------------|
| Connector | | Signal Description |
| P2, Pin A | D1N0 | Negative True, Data In Bit 0 |
| -B | DIN1 | Negative True, Data In Bit 1 |
| -c | DIN2 | Negative True, Data In Bit 2 |
| -D | D1N3 | Negative True, Data In Bit 3 |
| -E | DIN4 | Negative True, Data In Bit 4 |
| -F | DIN5 | Negative True, Data In Bit 5 |
| -H | DIN6 | Negative True, Data In Bit 6 |
| -J | DIN7 | Negative True, Data In Bit 7 |
| -K | GND | Ground I |
| -L | DIA | Negative True, Data In Acknowledge |
| - M | DIR | Negative True, Data In Request |
| -N | GND | Ground |
| -P | DOA | Negative True, Data Out Acknowledge |
| -R | DOR | Negative True, Data Out Request |
| -S -S | GND | Ground |

Table 6.0 Module Bus Pin Assignments

| Function | 1 | l Bus I |
|---|----------|---|
| I Performed: Read to Set TEST Mode | Value | Signal |
| | | ======== |
| | | ADDR 15 |
| Poll Bit: BUSO - BUS6 | i x | ADDR 14 |
| | X | ADDR 13 |
| Depends on the setting of | i x | |
| jumpers PLO - PL6, respectively | | ADDR 12 |
| | | I ADDR 11 I |
| | 1 1 | ADDR 10 |
| Module Address: $(ADDR11, 10, 9, 4) = (1100)$ | 1 0 | ADDR 9 I |
| 1 | l X | ADDR 8 I |
| | 1 X | I ADDR 7 I |
| Function Specifier: ADDR 5 = 1 | 1 0 | ADDR 6 I |
| ADDR 6 = 0 | 1 1 | I ADDR 5 I |
| 1 | 1 0 | I ADDR 4 I |
| 1 Data Bus Bit Interpretation: None | | I ADDR 3 I |
| | | I ADDR 2 I |
| i | i x | ADDR 1 |
| 1 | i X | I ADDR 0 I |
| | | ======= |
| | • | BUS 7 |
| | | |
| | | BUS 6 |
| ! | 1 B5 | BUS 5 |
| | | BUS 4 |
| | - | I BUS 3 I |
| 1 | | BUS 2 |
| | | BUS 1 |
| | 1 BO | BUS 0 |
| 1 | ====== | ======================================= |
| 1 | 1=Logic | al 1=Bus Low |
| 1 | 10=Logic | al 0=Bus High! |
| 1 | IX=Don't | |
| 1 | | ======================================= |
| i | | i |
| i | | i |
| i | | i |
| i | | i |
| i | | i |
| | | ; |
| | | 1 |
| | | * |
| | | |
| ! | | ! |
| | | ! |
| ! | | 1 |
| | | 1 |
| | | 1 |
| 1 | | 1 |
| 1 | | 1 |
| 222222222222222222222222222222222222222 | ======= | ********** |

Table 6.1 Module Bus Pin Assignments

| | ======= | |
|--|---------|---|
| Function | ı | l Bus I |
| Performed: Read to Reset TEST Mode | Value | |
| 1 | | ====================================== |
| i | i x | ADDR 15 |
| Poll Bit: BUSO - BUS6 | | ADDR 14 |
| Depends on the setting of | i X | ADDR 13 |
| jumpers PLO - PL6, respectively | i x | ADDR 13 |
| I Jampers the Phoy respectively | 1 1 | ADDR 11 |
| Module Address: (ADDR11,10,9,4) = (1100) | i i | ADDR 10 |
| Address: (ADDRIT,10,5,4) - (1100) | 1 0 | ADDR 10 I |
| | i X | I ADDR 8 |
| Function Specifier: ADDR 5 = 0 | i Â | |
| Function Specifier: ADDR 5 = 0 ADDR 6 = 0 | 1 0 | |
| ADDR 6 = 0 | | ADDR 6 |
| | 1 0 | ADDR 5 |
| 1 Doto Due Oit Intermedations Dens | 1 0 | ADDR 4 |
| Data Bus Bit Interpretation: None | I X | ADDR 3 I |
| | 1 X | ADDR 2 |
| | I X | ADDR 1 |
| | I X | ADDR 0 |
| | ====== | • |
| | • - | BUS 7 |
| | • - | BUS 6 |
| | | BUS 5 |
| ·! | • | BUS 4 |
| | • | BUS 3 |
| | • | BUS 2 |
| | | BUS 1 |
| 1 | I B0 | BUS 0 |
| | • | ======================================= |
| | | al 1=Bus Low |
| | | al 0=Bus High! |
| | X=Don't | Care |
| 1 | | ======================================= |
| | | l l |
| | | 1 |
| | | ŧ |
| | | 1 |
| | | 1 |
| | | 1 |
| | | ı |
| | | ı |
| | | ŧ |
| | | 1 |
| | | 1 |
| · · | | 1 |
| ! | | i |
| | | ŧ |
| | | |

Table 6.2 Module Bus Pin Assignments

| Poll Bit: BUSO - BUS6 | Function | | ! | Bus |
|--|-------------------------------|---------------|-----------|-----------|
| Not Used X | Performed: Read Status of Out | put Handshake | | |
| Poll Bit: BUSO - BUS6 | | | | ADDR 15 |
| Depends on the setting of jumpers PLO - PL6, respectively | Poll Bit: BUSO - BUS6 | | | ADDR 14 |
| Jumpers PLO - PL6, respectively | | ing of | l X | I ADDR 13 |
| Module Address: (ADDR11,10,9,4) = (1100) Module Address: (ADDR 1,10,9,4) = (1100) Module Address: (ADDR 1,10,9,4 | | | l X | I ADDR 12 |
| Module Address: (ADDR11,10,9,4) = (1100) ADDR | • • | | 1 1 | ADDR 11 |
| Function Specifier: ADDR 6 = 1 | | | 1 1 | I ADDR 10 |
| Function Specifier: ADDR 6 = 1 | Module Address: (ADDR11,10,9, | 4) = (1100) | 1 0 | ADDR 9 |
| Function Specifier: ADDR 6 = 1 | | | l X | ADDR 8 |
| ADDR 5 = 0 0 ADDR 0 ADDR 0 ADDR 0 ADDR X ADDR | | | l X | ADDR 7 |
| Data Bus Bit Interpretation: | Function Specifier: ADDR 6 = | 1 | 1 1 | I ADDR 6 |
| Data Bus Bit Interpretation: X ADDR ADDR X A | | | 1 0 | ADDR 5 |
| X | | | 1 0 | ADDR 4 |
| ## B7: Not Used X | Data Bus Bit Interpretation: | | i x | I ADDR 3 |
| ## B7: Not Used X | | | l X | I ADDR 2 |
| B7: Not Used B7 | | | l X | ADDR 1 |
| B7 | | | I X | ADDR 0 |
| B6 | B7: Not Used | | ¥ | ======== |
| Bb: Not Used B5 | | | | |
| Bb: Not Used B4 | | | | BUS 6 |
| B3 | | | | BUS 5 |
| ## B2 | B6: Not Used | | | |
| B5: Not Used B1 | | | | |
| ## B5: Not Used ## B0 | | | 1 B2 | |
| B4: Not Used | | | | |
| B4: Not Used 1=Logical 1=Bus 10=Logical 0=Bus 10=Logical 0=Bus | B5: Not Used | | I B0 | BUS 0 |
| B4: Not Used O=Logical 0=Bus ix=Don't Care ==================================== | | | • | |
| B4: Not Used B2: Not Used B1: Not Used | | | | |
| B3: Not Used B2: Not Used B1: Not Used | | | | |
| B3: Not Used B1: Not Used | B4: Not Used | | i x=Don't | Care |
| B2: Not Used B1: Not Used | | | ======== | |
| B2: Not Used B1: Not Used | | | | |
| B1: Not Used | B3: Not Used | | | |
| B1: Not Used | | | | |
| B1: Not Used | | | | |
| | B2: Not Used | | | |
| | | | | |
| | | | | |
| | B1: Not Used | | | |
| | | | | |
| ROI O = UNITBUT BARDEBAKA BOT 18 BYDDIYAGG | RO: 0 = Output handehake not | in progress | | |
| B0: 0 = Output handshake not in progress 1 = Output handshake in progress | | | | |

Table 6.3 Module Bus Pin Assignments

| Function | | l Bus |
|--|----------|---------------------------------------|
| Performed: Write Output Data | Value | |
| | | ========= |
| | X | ADDR 15 |
| | i x | ADDR 14 |
| | i X | ADDR 13 |
| | X | ADDR 12 |
| Poll Bit: BUSO - BUS6 | iî | ADDR 11 |
| Depends on the setting of | i | ADDR 10 |
| jumpers PLO - PL6, respectively | i | ADDR 9 |
| Jampers Ind Indy Tempereries | İX | ADDR 8 |
| | i X | ADDR 7 |
| Module Address: (ADDR11,10,9,4) = (1100) | i î | ADDR 6 |
| madfe Wadiess. (WDDVIIII) a filon) | 1 1 | ADDR 5 |
| | 0 | ADDR 4 |
| Function Specifier: ADDR 6 = 1 | | ADDR 3 |
| ADDR 5 = 1 | ix | ADDR 2 |
| ADDIN 3 - 1 | i X | ADDR 1 |
| Data Bus Bit Interpretation: | İX | ADDR 0 |
| baca bus bit interpretation. | • | ===================================== |
| B7 - Data Output Bit 7 | • | BUS 7 |
| Bi - hata outhat bit i | | BUS 6 |
| | 1 B5 | BUS 5 |
| B6 - Data Output Bit 6 | | BUS 4 |
| bo - hata outhor bit o | 1 B3 | BUS 3 |
| | | BUS 2 |
| DE - Data Output Dit E | | BUS 1 |
| B5 - Data Output Bit 5 | | BUS 0 |
| | • | ; |
| B4 - Data Output Bit 4 | • | al 1=Bus Low |
| p4 - nara outhat pit 4 | | el 0=Bus Hig |
| | IX=Don't | |
| B3 - Data Output Bit 3 | | :========= Cale |
| os - para durbar pir s | | |
| | | |
| DO - Does Outsut Die O | | |
| B2 - Data Output Bit 2 | | |
| | | |
| D1 - Daka Autout Dit 1 | | |
| B1 - Data Output Bit 1 | | |
| | | |
| DA Data Autout Dit A | | |
| BO - Data Output Bit O | | |
| | | |
| | | |
| | | |
| | | |
| | | |
| | | |
| | | |
| | | |

FUNCTIONAL DESCRIPTION. Refer to the block diagram (figure 1), schematic diagram (figure 2), component location diagram (figure 3), and parts list (02640-60146) located in the appendix.

This PCA provides the capability of transferring 8-bit parallel information between the terminal and a host computer. Data received by the PCA from the computer is transferred directly into RAM memory without the aid of the terminal processor. Data transfer to the computer is under terminal processor control. All data transfers occur using a 2-wire handshake.

- 3.1 BUS CONTROLLER.
- 3.1.1 This block is responsible for controlling the transfer of data from an external computer into the terminal RAM memory.
- U11, U12, and U13 form a state machine which is synchronized to the terminal clock. U11 is a multiplexor which selects the inputs of interest in any particular state. U12 is a counter which contains the present state of the controller. U13 is a decoder which provides the control signals based upon the present state of the state machine. If a home-up code (313 octal) is present, the bus controller resets the address control and stores an EOP code (316 octal) in the terminal memory. If a backspace code (312 octal) is present, the bus controller increments the address control by 1 and stores an EOP code in the terminal memory. If any other code is present, the bus controller stores the code in the terminal memory, decrements the address control and then stores an EOP code.

In state 0, the bus controller waits for the next data byte, holding NEW DATA OK high. When an input handshake occurs in the data path and handshake block, this fact is relayed to the bus controller by the DATA RDY signal, causing the state to change from 0 to 1.

In state 1 PRIOR OUT is changed to low to inhibit lower priority devices on the terminal bus from obtaining control of the bus.

The bus controller waits for the PRIOR IN and BUSY signals to be high, indicating that no other module is currently using the terminal bus. This causes the bus controller to change from state 1 to state 2.

In state 2, U19, Pin 7, the EXTRA/EOP flip-flop, is set which will indicate to the bus controller in state 7 that an extra data transfer

is required to store an EOP code. Also, BUSY is held low to prevent

other devices on the terminal bus from requesting control of the bus. If either a home-up code or backspace code is present in the data path and handshake section (as indicated by the HU+BS signal), the bus controller changes to state 3; otherwise, state 4 is entered.

In state 3, U19, Pin 7, the EXTRA/EOP flip-flop, is reset to indicate that only one transfer to memory is required for the code present in the data path and handshake block. Also, drive enables U54 through

U57, allowing BUS0 through BUS7 and ADDR0 through ADDR15 to be active

on the terminal bus. WRITE is held low to indicate that a write (to

memory) will occur. If HOME UP is low, then RST ADDR will be low, causing the counters in the address control block to increment by 1. Control is then transferred to state 4.

State 4 enables U54 through U57 in the same manner as state 3. However, U19, Pin 7 is not reset. Control is passed to state 5.

In state 5, REQ is brought low to strobe the data on LO through L7 into the terminal memory. The bus controller remains in state 5 until

WAIT goes high, indicating that the memory has received the data. At this point, the state changes to state 6.

State 6 asserts the same signals as state 5. However, control passes immediately from state 6 to state 7.

In state 7, REQ is allowed to go high. If U19, Pin 7 is set, then an EOP code must be written to memory and control transfers to state 8; otherwise, control is returned to state 0.

In state 8, U19, Pin 7 is reset so that only the EOP code will be

stored in memory. Also DEC ADDR is low, causing the counters in the address control block to decrement by 1 (pointing to the next lower memory location). U54 through U57 are not enabled in this state. Control is immediately transferred to state 4. Control passes through states 4, 5, 6, and 7. When state 7 is reached (since state 8 has reset U19, Pin 7), control goes to state 0.

- 3.2 ADDRESS CONTROL.
- 3.2.1 This block allows the bus controller to access the particular memory location into which the next data byte is to be stored.
- 3.2.2 U44 through U47 are 4-bit presetable up/down counters configured to form one 16-bit counter, with U47, Pin 7 as the most-significant bit and U44, Pin 3 as the least-significant bit. U44 through U47 will be referred to as the "address counter" in the following discussion.

The address counter is preset if one of three conditions occur:

- 1) When the PUN signal from the bus controller is low.
- When the RST ADDR signal from the bus controller is low, indicating the presence of a home-up code.
- 3) When the address counter attempts to increment past a value of 17777 octal.

The value that is preset into the address counter is

<PG7><PG6><PG5><PG4><PG3><PG2><PG1><PG0>11111111 binary, where PG0 through PG7 are straps inserted in U17. The preset bit value from a strap is "1" when the strap is removed and "0", when the strap is inserted.

The address counter is incremented by 1 if the INC ADDR signal from the bus controller is low. Similarly, the address counter is decre-

mented by 1 if the DEC ADDR signal is low.

To allow for both 16K and 64K memory address spaces, U68 is used as a programmable inverter; when the MSBI strap is out, U68, Pin 8 is inverted from U47, Pin 7 and U68, Pin 6 is inverted from U47, Pin 6.

The DRIVE signal from the bus controller enables U54 through U57,

allowing the value of the address counter to be presented on ADDRO

through ADDR15. If DRIVE is low, the outputs of U54 through U57 are in a high-impedance state.

- 3.3 INTERRUPT LOGIC.
- 3.3.1 This logic recognizes the presence of an EOP code in the data path and handshake block. The PCA may be configured to interrupt when this occurs.
- 3.3.2 When the REOP signal from the data path and handshake block is high,

U31, Pin 6 goes low. If the INT strap is in, then the ATN line is pulled low, indicating an interrupt condition to the terminal proces-

sor. Similarly, if the INT2 strap is in, then the ATN2 line is pulled low, indicating an interrupt condition. The interrupt condition is cleared only when a different code replaces the EOP code in the data path and handshake block.

If REOP is high and REQ, 1/O, WRITE, and POLL are all pulled low by the terminal processor (to determine the source of an interrupt),

then U31, Pin 3 goes low, and BUSO through BUS6 are pulled low if straps PLO through PL6 are in, respectively; only one of these straps should be inserted at any time.

- 3.4 DATA PATH AND HANDSHAKE.
- 3.4.1 This block is responsible for routing data between the external CPU, the terminal processor, and the display memory. Logic is provided to perform a bi-directional two-wire handshake between the external CPU and the PCA. Finally, a "self-test" facility is provided to form a data path between the terminal processor and the display memory through the PCA.
- 3.4.2 This block is divided for purposes of description into data path, handshake without test, and handshake with test sections.
- 3.4.2.1 Data Path. Output from the terminal processor on signals BUSO through
 BUS7 is clocked into U58 and U59 by the LATCH DATA signal from the
 handshake section. This data is presented continuously to the external CPU on the output lines DUUTO through DUUT7 connected to U410 and

U510. The data sent from the external CPU to the terminal on lines

DINO through DIN7 is inverted by U210 and U310 to provide high-true signals to multiplexors U48 and U49. If the TEST signal is high, then D0 through D7 are selected (data from the terminal processor); otherwise DINO through DIN7 are selected (data from the external CPU).

At this point, LO through L7 are examined by a comparator composed of U69, U51, and U38. If the code represented by LO through L7 is a carriage return (15 octal), then the signal CR is high (U28, Pin 8). If the code represented by LO through L7 is a line feed (12 octal), then the signal LF is high (U28, Pin 12). If LF is high, L7, L6, L2, and L1 will be inverted by U39. This causes the input to U26 and U27 to change from a line feed (12 octal) to an EUL code (314 octal). If the CRLF strap is inserted, then the CR and LF signals remain low and no conversion takes place.

LO, M1 and M2, L3 through L5, M6, and M7 are clocked into U26 and U27 by the handshake section. U18, U310, Pin 6, and U25 form a comparator. If the code in the flip-flops U26 and U27 is a home-up code

then the signal HOME UP (U25, Pin 4) is low. If the code is backspace then U25, Pin 3 will be low. If either a home-up or backspace code is present then HU+BS (U21, Pin 3) will be high. If the code is an EOP then the REOP signal (U68, Pin 11) will be high. The INH strap forces the HU+BS signal low if it is inserted, irrespective of the code that is present.

If EOP is high, the outputs of U26 and U27 are selected by multiplexors U36 and U37; otherwise, an EOP code is forced on the 1A through 4A inputs of U36 and U37. The final code is presented to the terminal

bus by the signals BUSO through BUS7 when the DRIVE signal is high.

3.4.2.2 Handshake Without Test. The following presentation assumes that U19, Pin 4 is high, i.e., TEST is false (low). This module is selected by

the terminal processor when ADDR4,9 are high and ADDR10, ADDR11, REQ, and I/O are low.

Transfer of data from terminal processor to external CPU.

The processor must first determine if a previous transfer from the terminal to the CPU is still being processed by performing a status

request. Status is requested by leaving wRITE and ADDR5 high and

pulling ADDR6 while selecting this module. This causes decoder U43, Pin 10 to go low and U31, Pin 9 to go high. If either DORI (U28,

Pin 4) or U310, Pin 8 are high, then BUSO (U31, Pin 8) will be low, indicating that a previous output handshake has not been completed.

The processor must wait until BUSO goes high before sending the next data byte to this module for output.

To transfer data to this module for output to the CPU the processor

holds ADDR5,6 and WRITE low while selecting this module. This sets, U43, Pin 15 low and LATCH DATA (U33, Pin 12) high, causing processor data to be clocked into U58 and U59, and a low pulse of one state

time to appear at U51, Pin 11 after REQ goes high. This pulse causes

U19, Pin 9 to go low and, since TEST is low, DOR (U610, Pin 3) goes low, initiating the handshake and informing the CPU that data is ready to be read from the terminal. The CPU acknowledges receipt of

the data by setting DUA low, U28, Pin 2 goes low, causing U19, Pin 9 to go high, U28, Pin 4 goes low, and U610, Pin 3 goes low, completing the handshake.

Transfer of data from external CPU to the display memory.

The CPU sets DIR low to indicate data is ready to be read into the terminal. This initiates the input handshake; U310, Pin 12 goes nigh and four state-times later (800 nanoseconds) U41, Pin 3 goes high. Since U19, Pin 4 is high, U29, Pin 11 goes low, U29, Pin 6 goes high and the handsnake does not proceed further until the NEW DATA OK signal from the bus controller goes high. When this occurs, U29, Pin 8 goes low, causing U28, Pin 10 to go high, clocking the data into U26 and U27. When U28, Pin 10 goes high U52 and U51 generate a low-level pulse for one state time at U51, Pin 3 causing DATA RDY to go high to the bus controller if CR is low (i.e., the bus controller does not process carriage return codes). Also, a half state-time pulse at U42, Pin 8 causes U19, Pin 9 to go high. Finally, U19, Pin 13 goes high,

causing DIA (U610, Pin 6) to go low to acknowledge the receipt of the data to the external CPU.

When DIR returns to a high state, U41, Pin 3 immediately goes low causing U29, Pin 11 to go high and U29, Pin 6 to go low. This causes

U19, Pin 13 to go low, DIA (U610, Pin 6) goes high, and the handshake is completed.

Entering the self-test mode.

ADDR6 and WRITE high and ADDR5 low. This sets U43, Pin 9 low and U19, Pin 4 low, causing the TEST signal (U28, Pin 6) to go high.

3.4.2.3 Handshake With Test. The following presentation assumes that U19, Pin 4 is low, i.e., TEST is true (high).

Transfer of data from the terminal processor to the display memory.

When the processor drives the bus signals so that U43, Pin 15 goes low, then LATCH DATA (U33, Pin 12) goes high and DORI (U28, Pin 4) goes high (see the analysis in section 3.4.2.2 for transfer from the

processor to CPU). Since TEST is high, DOR does not change its level (no handshake with the external CPU occurs) and U29, Pin 3 goes low, and U29, Pin 6 goes high. When NEW DATA OK goes high, U29, Pin 8 goes low, U28, Pin 10 goes high, clocking U26 and U27 and initiating a one state-time pulse on U51, Pin 3. This low pulse will cause DATA RDY to go high if CR is low and the half state-time pulse generated at U42, Pin 8 will cause U19, Pin 9 to go high and DORI to go low. Then U29, Pin 3 goes high, U29, Pin 6 goes low, U29, Pin 8 goes high and the internal handshake is completed. Since TEST is high, U29, Pin 11

and DIA (U610, Pin 6) are forced high, inhibiting any handshake with the external CPU.

Leaving the self-test mode.

To leave the self-test mode the module is selected with WRITE and ADDR5,6 high. This sets U43, Pin 7 low and U19, Pin 4 high, causing the TEST signal (U28, Pin 6) to go low.




Figure 1 High-Speed Parallel Port Block Diagram AUG-01-76 13255-91146





Figure 2
High-Speed Parallel Port PCA Schematic Diagram
AUG-01-76
13255-91146



Replaceable Parts

| Reference Designation | HP Part Number | Qty | Description | Mfr Code | Mfr Part Number |
|--|---|--|---|-------------|-----------------|
| | 02640-60146 | ו | HIGH SPEED PARALLEL PORT ASSEMBLY DATE CODE: A-1635-42 REVISION DATE: 10-23-76 | | |
| C1 C2 C3 C4 C5 C6 C7 C8 C9 C10 C11 C12 C13 C14 C15 C16 C17 C18 | 0180-0393 0160-2055 0160-2055 0160-2055 0160-2055 0160-2055 0160-2055 0160-2055 0160-2055 0160-2055 0160-2055 0160-2055 0160-2055 0160-2055 0160-2055 0160-2055 0160-2055 0160-2055 0160-2055 | 1 19 | CAP 39UF 10V CAP .01UF | | |
| CR1 | 1901-0050 | 1 | DIODE-SILICON | | |
| R1 R2 R3 R4 R5 R6 R7 R8 | 1810-0164 1810-0163 0683-4725 0683-1015 0683-4725 0683-4725 0683-2215 | 1 1 2 1 | NETWORK-RES DIP RES NET 8 X 1K RES NET 8 X 200 RES 4700 5% .25 RES 100 5% .25 RES 4700 5% .25 RES 220 5% .25 RES 220 5% .25 | | |
| U11 U12 U13 U18 U19 U27 U22 U23 U24 U25 U26 U27 U28 U29 U31 U32 U33 U34 U35 U36 U37 U38 U39 U41 U42 U43 U41 U45 U46 U47 U48 U49 U51 U52 U53 U56 U57 U58 U69 U110 U510 U610 | 1820-1217 1820-1818 1820-1418 1820-1418 1820-1201 1820-1209 1820-1209 1820-1201 1820-1208 1820-1195 1820-1195 1820-1195 1820-1199 1820-1199 1820-1209 1820-1209 1820-1201 1820-1470 1820-1470 1820-1470 1820-1470 1820-1470 1820-1470 1820-1470 1820-1194 1820-1194 1820-1194 1820-1194 1820-1194 1820-1194 1820-1195 1820-1195 1820-1209 1820-1368 | 1 1 3 4 1 6 3 3 5 2 | IC SN74LS151N IC D16 74LS161 IC SN74LS42N IC SN74LS08N IC SN74LS08N IC SN74LS38N IC SN74LS38N IC SN74LS38N IC SN74LS32N IC SN74LS42N IC SN74LS175N IC SN74LS175N IC SN74LS175N IC SN74LS175N IC SN74LS38N IC SN74LS38N IC SN74LS38N IC SN74LS38N IC SN74LS175N IC SN74LS175N IC SN74LS175N IC SN74LS175N IC SN74LS175N IC SN74LS38N IC SN74LS175N IC SN74LS193N IC SN74LS193N IC SN74LS193N IC SN74LS193N IC SN74LS193N IC SN74LS157N IC SN74LS157N IC SN74LS157N IC SN74LS157N IC SN74LS193N IC SN74LS193N IC SN74LS193N IC SN74LS193N IC SN74LS157N IC SN74LS175N | | |
| XU14 XU15 XU16 XU17 | 1200-0482 1200-0482 1200-0455 1200-0482 | 1 | SOCKET 16 DIP LO SOCKET 16 DIP LO SOCKET 8 DIP LO SOCKET 16 DIP LO | | |
| TP1 | 0360-0124 | 1 | STUD SOLDER TERM | | |